


CAP-372 - Processamento de Alto Desempenho


*Figuras selecionadas do livro
Computer Architecture,
a Quantitative Approach
(Hennessy & Patterson)*

Hierarquia de Memória



© 2003 Elsevier Science (USA). All rights reserved.


Evolução de desempenho




© 2003 Elsevier Science (USA). All rights reserved.

Tipos de cache


Fully associative:
block 12 can go
anywhere




Direct mapped:
block 12 can go
only into block 4
($12 \bmod 8$)



Set associative:
block 12 can go
anywhere in set 0
($12 \bmod 4$)



Block frame address




Cache tag/index




© 2003 Elsevier Science (USA). All rights reserved.

Aumentando BW memória


(a) One-word-wide memory organization



(b) Wide memory organization




(c) Interleaved memory organization




© 2003 Elsevier Science (USA). All rights reserved.

Memória virtual




© 2003 Elsevier Science (USA). All rights reserved.

Paginação x segmentação




© 2003 Elsevier Science (USA). All rights reserved.

Tradução de endereços




© 2003 Elsevier Science (USA). All rights reserved.

TLB - translation lookaside buffer




© 2003 Elsevier Science (USA). All rights reserved.

TLB hit & cache hit/miss



© 2003 Elsevier Science (USA). All rights reserved.

Cache e TLB da Alpha 21264



© 2003 Elsevier Science (USA). All rights reserved.